LS Scienza dei Materiali - a.a. 2005/06

Fisica delle Nanotecnologie – part 1

Version 4, Oct 2005 Francesco Fuso, tel 0502214305, 0502214293 - fuso@df.unipi.it http://www.df.unipi.it/~fuso/dida

Nanotecnologie: generalità, ambito, motivazioni; stato dell'arte (elettronica)

4/10/2005 – 15-17 – room S1 13/10/2005 – 10-11.30 – room B

Fisica delle Nanotecnologie 2005/06 - ver. 4 - part 1 - pag. 1

Outlook

- What is *nanotechnology*?
- What are the *components* of nanotechnology?
- What are the main *driving forces* for development of nanotechnology?
- What is the *present status* of technology?
- Survey of *conventional* electronics:
 - Electron transport (Drude model);
 - Bipolar junctions (old-style technology);
 - Planar technology and MOS-FETs

• Some *limits and problems* in miniaturization and the need for new approaches

(Nano)technology

Technology: the ability to produce *small* (**nano**) systems **useful** for some application i.e., the ability to manipulate matter in order to fabricate systems (or structures, or devices) with a size in the **sub-micrometer** range

Technology uses techniques, but **it is not just a technical application**: basic science is involved as well in designing new techniques and new structures with improved functionalities

(Nano)technology is strictly connected with basic science, but it is not just investigation/interpretation of processes in the nano-world

Nanotechnology is a "complex" (and rather vague) matter

[concepts from M.Wilson et al., Nanotechnology (Chapman&Hall, 2002)]

Components of nanotechnology

Nanotechnology shares topics with other disciplines, but it **should not be confused** with:

-Chemistry, for the higher *control* of the involved processes;
-Materials science, for the specific interest in the small world;
-Physics, for the complexity of the systems under investigation;
-Engineering, for the specific interest in new systems
-Biophysics, (self assembly and replication) for the *artificial* systems

Nanotechnology is an "open" and strongly interdisciplinary field

An hystorical example of nanotechnology

Lycurgus Cup in Roman times



Dr. Juen-Kai Wang


The glass appears green in daylight (reflected light), but red when the light is transmitted from the inside of the vessel.

"Nanostructured" glass


The Lycurgus Cup, Roman (4th century AD), British Museum (<u>www.thebritishmuseum.ac.uk</u>) F. E. Wagner et al., Nature 407, 691 (2000).

A more recent example

NANOTECHNOLOGY




Fullerene (C₆₀) (Nobel Prize, mid 90's)



Single Wall Carbon NanoTube (90's)

Mesoscopic systems (interesting for their physicochemical properties

An artificial system made of CNT and gold nanoparticle intended to be a prototypal single-electron device (a couple of years ago)




Our point of view

Selected topics of interest

- 1. Physical properties of nanostructures (quantum confinement) and issues associated with miniaturization of electronic devices
- 2. Physical methods for fabrication of nanostructures (i.e., evaporation, lithography, atom manipulation) and associated problems
- 3. *Physical* tools for nanostructure **investigation** (i.e., probe microscopy) and new tools for fabrication

"Special" interest in *materials*



There is plenty of room at the bottom...I

There's Plenty of Room at the Bottom

An Invitation to Enter a New Field of Physics




by Richard P. Feynman

This transcript of the classic talk that Richard Feynman gave on December 29th 1959 at the annual meeting of the <u>American Physical Society</u> at the <u>California Institute of Technology (Caltech)</u> was first published in the February 1960 issue of Caltech's <u>Engineering and Science</u>, which owns the copyright. It has been made available on the web at <u>http://www.zyvex.com/nanotech/feynman.html</u> with their kind permission.

How do we write small?

Information on a small scale Miniaturizing the computer Miniaturization by evaporation

Miniaturization means increase of "power"




There is plenty of room at the bottom...II

Better electron microscopes


Atoms in a small world

Rearranging the atoms



Title : Stadium Corral **Media :** Iron on Copper (111)

Miniaturization means new (*quantized*) functionalities exploitable in novel applications



A representation of nanogears made from graphitetubes billionths of a meter wide. (Picture from the NanoGallery, see references)

Nanomachines for, e.g., computation, drug dispensing, nanofluidics, ...

🗄 🔹 NANOTECHNOLOGY

'nanotechnology is the principle of atom manipulation atom by atom, through control of the structure of matter at the molecular level. It entails the ability to build molecular systems with atom-by-atom precision, yielding a variety of nanomachines.'

Eric Drexler (1990)

Manipulation and control of the matter at the single atom level


Driving forces for nanotechnology

Electronics devices:

they are typically (and *traditionally*) made of "small" structures


 Thin films are deposited
 A pattern is tranferred to the multilayered structure

Device components (resistors, capacitors, transistors, ...) are so defined in an *integrated* structure



Feature size (typ., fwhm of the smaller device features)

Progress in electronics (in the XX century)



The present status of miniaturization

"How many transistors can dance on the head of a chip only 66 millimeters square? Over 58 million, thanks to IBM's sophisticated process technology that builds them just 90 nanometers wide. Such superior technology developments turbo-charge the G5 processor to speeds of up to 2.5GHz.

To get electronics so small requires miniaturization breakthroughs, and IBM's dedication to basic scientific research makes these advances possible. For instance, the company began researching copper as an interconnect method over 25 years ago, but the technique wasn't practical until just recently.



One in 58 Million. A transistor just 90nm wide (yellow) on substrate of SOI (blue) with copper interconnects (gray). Layers of nitride (brown) and oxide (green) insulate it from its brethren. Magnified 146,000 times.


So Small

Transistors on the PowerPC G5 hold a charge to let the system make logic decisions based on whether the transistor is on or off. Using a 90nm process for even greater performance, IBM builds these devices iust .00000009 meters wide on a layer of silicon on insulator. The 58 million transistors themselves are connected by over 400 meters of copper wire that's less than 1/1000th the width of a strand of your hair. Tiny paths mean less time to complete a sequence, since the

http://www.apple.com

Feature size slightly below 100 nm (nanotechnology?)

The "Moore's law"



Fisica delle Nanotecnologie 2005/06 - ver. 4 - part 1 - pag. 13

Technical and fundamental problems

- In order to maintain the progress of Moore's Law, the 2001 ITRS envisions more aggressive scaling than projected in prior roadmaps. For example, dynamic random access memory chips will feature critical dimensions of 90 nanometers in 2004, which is both smaller and sooner than the 100 nanometers projected for 2005 in the roadmap published just two years ago. Similarly, microprocessor transistor gate lengths a critical dimension that affects the processor's speed --will be just 25 nanometers in 2007, its years sooner than expected in the 1999 version of the roadmap. (Note: a nanometer is one-billionth of a meter. A human hair is 100,000 nanometers in width, and a red blood cell is 5,000 nanometers in width.)
- We are beginning to reach the fundamental limits of the materials used in the planar CMOS process, the process that has been the basis for the semiconductor industry for the past 30 years. Further improvements in the planar CMOS process can continue for the next five to ten years by introducing new materials into the basic CMOS structure. However as the ITRS looks forward 10-15 years, it becomes evident that even with the introduction of new materials, most of the known technological capabilities of the CMOS device structure will approach or have reached their limits. In order to continue to drive information technology any provide more cost-officitive alternative to planar CMOS in this timeframe.

The rate of increase in miniaturization has been growing fast In information technology

Main motivations:

- Increase of "power" (computing efficiency, information storage, time response, ...)
- Decrease of power consumption,
- usually associated with miniaturization
- Commercial reasons (a huge market!)

Da www.sia-online.org

Technical limitations: lack of control in the manipulation, limits of the materials

Fundamental limitations: in the **techniques** (e.g., optical diffraction in lithography), in the **system operation** (e.g., *quantum* behavior)

Need for novel approaches

Basics of conventional electronics I

Diffusive electron transport (Drude)




Figure 10.4: Electron trajectories characteristic of the diffusive $(\ell < W, L)$, quasi-ballistic $(W < \ell < L)$, and ballistic $(W, L < \ell)$ transport regimes, for the case of specular boundary scattering. Boundary scattering and internal impurity scattering (asterisks) are of equal importance in the quasi-ballistic regime. A nonzero resistance in the ballistic regime results from backscattering at the connection between the narrow channel and the wide 2DEG regions. Taken from H. Van Houten et al. in "Physics and Technology of Submicron Structures" (H. Heinrich, G. Bauer and F. Kuchar, eds.) Springer, Berlin, 1988.

Classical interpretation (Drude):

Collisions betwen electrons and lattice ions lead to a friction force (and electrons do have thermal distribution of speed)

Quantum interpretation:

Collisions are replaced by loss of translational invariance in the electron wavefunctions (and the Fermi velocity must be considered)

> Drift (limit) velocity: $v_d = \tau eE/m^*$ but $J = n e v_d$ hence: $\sigma = n e^2 \tau/m^*$

"Microscopic" Ohm's law: $J = \sigma E$

 τ : time interval between collisions m^{\star} : effective mass of the charge carriers

Diffusive means dissipative (resistance)

Transport in conductive thin films

Thin film can be considered as a *one-dimensional* example of nanotechnological system




Figure 10-6. Temperature dependence of resistivity of $CoSi_2$ films. The 125-Å and 197-Å films are epitaxial. The 1100-Å film is polycrystalline. (From Ref. 10).

Neglecting (for the moment) any quantum-confinement effect

Resistivity tends to increase with decreasing film thickness due to the increased role of the electron collisions at the film interface

Interface gets importance in ruling the system behavior

Transport in dielectric thin films

Table 10-2.	Conduction Mechanisms in Insula	tors
-------------	---------------------------------	------

	Mechanism	J-& Characteristics	- 3-4p	Experimentally Derivable Material Constants
1.	Schottky Emission	$J_{\rm S} = AT^2 \exp{-\frac{q\Phi_B}{kT}} \exp{\left[\frac{1}{kT} \left(\frac{q^3 \mathscr{E}}{4\pi \varepsilon_i}\right)^{1/2}\right]}$	(10-21)	$\Phi_{\rm B}$
2.	Tunneling	$J_{\rm T} = \frac{q^2 \mathscr{E}^2}{8\pi h \Phi_B} \exp - \left[\frac{8\pi (2m)^{1/2}}{3hq \mathscr{E}} (q \Phi_B)^{3/2} \right]$	(10-22)	Φ _B
3.	Space Charge Limited	$J_{\rm SCL} = \frac{9\mu\varepsilon_{\rm i}}{8}\frac{\ell^2}{d}$	(10-23)	_
4.	Ionic Conduction	$J_{\rm I} = \frac{a \mathscr{E}}{kT} \exp - \frac{E_{\rm I}}{kT}$	(10-24)	$E_{\mathfrak{l}}$
5.	Intrinsic Conduction	$J_{\rm ln} = bT^{3/2} \exp{-\frac{E_g}{2kT}} \cdot \mathscr{E}$	(10-25)	Eg
6.	Poole-Frenkel Emission	$J_{\rm pF} = { m c} \mathscr{E} { m exp} - rac{E_{ m i}}{kT} { m exp} igggl[rac{1}{kT} \left(rac{q^3 \mathscr{E}}{\pi arepsilon_i} ight)^{1/2} igggr]$	(10-26)	E_{i}

a, b, c = constant.

 ε_i = insulator dielectric constant.

Da M. Ohring, The materials

science of thin films




Figure 10-7. Barrier limited conduction mechanisms. (a) Schottky emission; (b) tunneling.

Barrier or thermal-activated processes tend to promote conduction even in bulk-dielectrics

Neglecting (for the moment) any quantum-confinement effect





Figure 10-8. Bulk-limited conduction mechanisms. (Dotted lines refer to $\mathscr{E} = 0$) (a space-charge-limited; (b) ionic conduction of cations \oplus ; (c) Poole-Frenkel.

General rule of thumbs for transport in thin films

Processes associated with chemical/structural properties (grains, defects...)
Processes associated with surface/volume ratio (interface, surface scattering ...)

Roughly speaking: conductors less conductive; dielectrics less insulating


Possible exception: polycrystalline materials with a complex structure Example: high- T_c ceramic superconductors




AFM image of YBCO film deposited onto metal subs. (scan size approx 2x2 µm², max. height approx 180 nm)

YBCO (YBa₂Cu₃O_{7-x}) T_c ~ 91 K (at x<0.5)

Superconductivity requires intergrain tunneling which can be favoured in a thin film due to a larger mutual alignment of the grains



Basics of *conventional* electronics II



In the absence of an applied field, p and n charges are redistributed so to create a junction (a charge-free region similar to a capacitor)

 \Rightarrow the junction acts as a potential barrier for charges

 \Rightarrow transport is possible only when a direct polarization is applied

 \Rightarrow a rectifying behaviour is achieved

(note: a similar behaviour is also in metal/semiconductor - Schottky - junctions)

An historical look at the bipolar transistor




Figura 11.16

Transistor n-p-n, con i relativi simboli per indicare la corrente di emettitore (I_E) , di collettore (I_C) , e la corrente di base (I_B) . (a) Indicazione degli stati di polarizzazione e dei flussi di corrente (buche ed elettroni). (b) Posizionamento delle bande in presenza di un campo (diretto per la giunzione n-p).

In un transistor n - p - n si ha ad un estremo l'emettitore di elettroni, i quali entrano dal contatto nel semiconduttore n e all'altro estremo del secondo semiconduttore n vi è il collettore, mentre il semiconduttore p intermedio, molto più sottile degli altri, è chiamato base. All'equilibrio senza polarizzazione non si ha passaggio di corrente perché $I_g^0 = I_r^0$ a entrambe le giunzioni. Basta però applicare una differenza di potenziale tra il collettore e l'emettitore e controllare il potenziale della base per ottenere un'amplificazione di tensione. Illustriamo il funzionamento di tale transistor riferendoci alla fig. 11.16. In questo schema si hanno due circuiti. Uno è il circuito e-b (cmettitore-base) che è rettificante per le ragioni esposte precedentemente a proposito del diodo. L'altro è un circuito b-c(base-collettore) che da solo lascerebbe passare poca corrente perché il potenziale è tale da aumentare la barriera di potenziale. In presenza del circuito precedente però molti più elettroni arrivano al semiconduttore p per l'effetto dell'abbassamento

A current (e.g., BE) is used to control a current flow (e.g., CE)

Power consumption issues!

della barriera al confine n - p e tali elettroni non trovano ostacoli a proseguire attraverso la zona n ed arrivare al collettore. Questo produce perciò amplificazione di potenza nel circuito b - c rispetto al circuito c - b.

La corrente che passa per $n-p \in I_e$:

$$I_e = I_g^0 (e^{\frac{eV_e}{kT}} - 1), \tag{11.64}$$

dove V_e è il potenziale dell'emettitore. La corrente che passa al collettore I_c sarà

$$I_c = I_c - I_b, \tag{11.65}$$

dove I_b , corrente di base, è piccola in ogni caso. Se la base è a terra si può ritenere $I_b \simeq 0$ e la corrente raccolta al collettore sarà data dalla (11.64). Non c'è in questo caso amplificazione di corrente tra emettitore e collettore, ma c'è grande amplificazione di tensione (o di potenza), perché la stessa corrente passa da un circuito d'ingresso a bassa impedenza (giunzione con polarizzazione diretta) ad un circuito d'uscita a grande impedenza (giunzione con polarizzazione inversa) e qui scorre attraverso una grande resistenza R_L . Dunque un transistor a base comune si comporta come un amplificatore di tensione (o di potenza).

Se il transistor è collegato con emettitore comune (a terra), si comporta come un amplificatore di corrente (vedi fig. 11.17). Come si è visto prima, quasi tutta la corrente I_e della giunzione emettitore-base (polarizzata direttamente) raggiunge il collettore, così si può scrivere

$$I_c = \alpha I_e \tag{11.66a}$$

Old-style technology





Figure 1 – The first transistors: (a) the point contact transistor of Brattain and Bardeen, 1947 (left); (b) the junction transistor of Shockley, Morgan, Sparks, and Teal, 1950 (right).

"Linear" technology did not allow for miniaturization

Basics of conventional electronics III

Planar technology (thin film multilayers of different materials)



Examples:

Semiconductor heterostructures


Dielectric thin films


Thin multilayered structures

Careful engineering of the material properties achieved by (one-dimensional) thickness control at the few (single!) atomic layer level

The Field-Effect Transistor


Da F.Bassani, U.M. Grassano, Fisica dello Stato Solido (Bollati Boringhieri, 2000)





The MOS-FET I

Planar (thin film) technology is compatible with MOS-FET architectures



Key points:


- Metal-Oxide-Semiconductor (MOS) multilayer
- Thin dielectric (oxide) layer (E=V/d!!)
- Lateral definition of the structure
- Large scale integration possible

The MOS capacitor I

The electric field produced by applying a voltage to the metal (gate) rules the density of charge carrier at the semiconductor/oxide interface.


Example for p-doped semiconductor:

- accumulation: holes (positive carriers) are accumulated at the interface
- depletion: holes are depleted at the interface
- inversion: a thin layer of almost free electrons (negative carriers) is formed



http://people.deas.harvard.edu/~jones/es154/lectures/lecture_4/mosfet/mos_models/mos_cap/mos_cap.html

The MOS capacitor II: energy diagram



and the Fermi level $W_{\rm F}[5]$.

The MOS capacitor III

1

2.1 MOS Capacitor

Figure 3 shows the structure of a MOS capacitor with the three components, the metal or polysilicon contact, the silicon dioxide with a thickness $t_{\rm ox}$ and the silicon. The corresponding band diagram is shown in Figure 4. Due to the 9 eV bandgap of the silicon dioxide and the large band offsets relative to the silicon, the potential barrier between the conduction band of the silicon and the silicon dioxide is large ($\approx 3.1 \text{ eV}$). This barrier crucially controls possible charge transport through the dielectric layer in the presence of an applied voltage, and thus, determines the reliability of the dielectric-semiconductor interface. Frequently poly-Si is used as a contact material instead of a metal. For p-type poly-Si the work function is $\Phi_s = \chi + W_g/2q + \Psi_B \approx 4 \text{ eV}$, where χ denotes the electron affinity, W_g the band gap energy, Ψ_B the difference between the Fermi potential W_F and the intrinsic potential W_i .

The energy band diagram of an ideal MOS capacitor with a p-type semiconductor is shown in Figure 5 ($q\Phi_{ms}$ is assumed to be zero, see Figure 4). When a negative gate potential $V_G < 0$ is applied the Fermi level of the metal increases and an electric field is created in the SiO₂, indicated by the slope of the conduction band of the SiO₂, and in the silicon. Because of the low carrier concentration the Si bands bend upwards at the SiO₂ interface, leading to an **accumulation** of excess holes. In order to conserve charge, ar equivalent number of electrons is accumulated at the metal side of the MOS capacitor.

When a positive potential is applied at the gate contact, its Fermi level moves dowr leading to band bending in the silicon in the downward direction. As a consequence, the hole concentration near the interface decreases. This status is called the **depletion condition**. Charge neutrality requires the induction of an equivalent amount of positive charge a the metal-oxide interface $Q_{\rm M}$ as negative charge in the semiconductor $Q_{\rm S}$, explicitly,

$$Q = -Q_{\rm M} \text{ with } Q_{\rm S} = Q_{\rm d} \tag{1}$$

where Q_d originates from the ionized donor states. A further increase of the positive gat potential, enhances band bending such that at a certain gate potential the intrinsic Ferm level crosses the Fermi level as shown in Figure 5c. Energetically, it becomes now favourable for electrons to populate the newly created surface channel. The surface behaves like an n-type semiconductor where the doping was created by inverting the original p-type silicon with an applied field. This condition is called **weak inversion** and the corresponding onset gate voltage the threshold voltage V_1 . The negative charge at the semiconductor interface Q_S consists of inversion charge Q_i (electrons) and ionize acceptors Q_d (Figure 5d)

$$Q = Q_{\rm i} + Q_{\rm d} \tag{2}$$

As indicated in Figure 5c, three regions develop within the semiconductor: a shallow inversion region, a depletion region with a maximum depth w_d and deeper in the substrate a neutral region. A further increase of the potential yields to **strong inversio** when the concentration of the electrons exceeds the hole concentration in the substrat $(Q_i > Q_d)$. Then, the gate voltage V_G can be expressed by

$$V_{\rm G} = V_{\rm ox} + \psi_{\rm S} = -\frac{Q_{\rm S}}{C_{\rm ox}} + \psi_{\rm S} \tag{3}$$

where $C_{\rm ox}$ is the oxide capacitance per unit area and $\psi_{\rm S}$ is the surface potential, reflected by the band bending in Figure 5c. The surface potential and the total induced charge at the interface can be calculated by solving Poisson's equation with appropriate boundary conditions (see e.g. [6], [7]). Under extreme accumulation and inversion conditions, when $V_{\rm G}$ and $V_{\rm ox}$ are significantly larger than $\psi_{\rm S}$, then $Q_{\rm S}$ can be approximated by

$$Q = -C_{\text{ox}} V_{\text{G}}$$
, with $C_{\text{ox}} = \frac{\varepsilon_{\text{ox}}}{t_{\text{ox}}}$ (4)

(a)

since ψ_s is always less than W_g . Eq. (4) implies that the total induced charge at the interface increases with the gate capacitance (per unit area) C_{ox} . ε_{ox} denotes the permittivity and t_{ox} the thickness of the oxide layer.

The total capacitance of the MOS-capacitor C is a series combination of the oxide capacitance C_{ox} and the semiconductor capacitance C_{S} . Figure 6 shows a capacitance-voltage (C-V) curve for an ideal MOS capacitor at low and high frequencies, as well as under deep depletion conditions. Whereas C_{ox} is basically independent of the gate voltage, the semiconductor capacitance changes, due to the different charge states discussed above. At zero voltage the flat band capacitance C_{FB} is given by

$$C_{\rm FB} = \frac{1}{\frac{t_{\rm ox}}{\varepsilon_{\rm ox}} + \frac{L_{\rm D}}{\varepsilon_{\rm S}}}$$
(b) (5)

where L_D is the Debye length and ε_S the silicon permittivity. (For a real capacitor a voltage must be applied to flatten the bands, because $\Phi_{ms} \neq 0$ (see Figure 4)). At negative voltages an accumulation charge builds up with a capacitance $C_S = -dQ_S/d\psi_S$ (Figure 5c). Since ψ_S is limited to 0.1 to 0.3 V in accumulation the total capacitance rapidly reaches its saturation value C_{ox} . A small positive voltage produces a depletion layer which acts as a dielectric with a width w_d in series with the oxide. Thus, the total capacitance *C* is given by

$$C = \frac{1}{\frac{t_{\text{ox}}}{\varepsilon_{\text{ox}}} + \frac{w_{\text{D}}}{\varepsilon_{\text{S}}}}$$
(6) (c)

decreases rapidly to a minimum C_{\min} . When the gate voltage reaches the threshold voltage $V_T = 2\psi_S$ an inversion layer starts to form and C increases again. Analogous to Eq. (2), the semiconductor capacitance C_S can be broken up into a depletion charge capaci-

R.Waser (Ed.), Nanoelectronics and Information Technology (Wiley-VCH, 2003)

Fisica delle Nanotecnologie 2005/06 - ver. 4 - part 1 - pag. 27

The MOS capacitor IV: capacitance


tance C_d and an inversion layer capacitance C_i . C_d and C_i are parallel capacitances in series with C_{ox} , and thus an increase of C_i increases the total capacitance as shown in Figure 6 (curve a). In contrast to the accumulation condition, under the inversion condition the surface potential ψ_s may increase to about 1.0 V. Consequently, the concomitant inversion capacitance C_i can become much larger than the depletion capacitance C_d . Under strong inversion w_d reaches its maximum when the semiconductor is effectively shielded from further penetration of the electric field by the inversion layer. C reaches its maximum value C_{ox} .

If the capacitance measurement is performed at higher frequencies (> 100 Hz), curve (b) in Figure 6 is obtained because the inversion charge arising from minority carriers cannot respond to high frequencies, unless the surface inversion channel is connected to a reservoir of minority carriers as in a MOSFET device. Thus, at high frequencies the inversion charge remains fixed at its dc value and the capacitance does not show an increase at larger $V_{\rm G}$.

So far we have discussed only ideal MOS-structures. Real capacitors have undesirable charges within the oxide and at the dielectric/semiconductor interface. These may be mobile ionic charges, like K⁺ or Na⁺ ions, trapped charges in the SiO₂, fixed charges close to the interface and interface-state charges. Their densities have to be kept at a minimum. *C-V* measurements are sensitive to such defects, and thus are used to characterize the dielectric layers. Oxide charges will affect the threshold voltage and consequently the performance of the MOSFET. The Si/SiO₂ interface has excellent properties, making silicon the most important semiconductor material. The interface density of the state of the art thermally grown oxides is 2×10^{10} cm⁻²/eV. However, fundamental limitations will arise when the thickness of the oxide layer becomes so thin that direct tunnelling through the ultrathin silicon oxide causes unacceptable leakage. Alternative gate dielectrics with higher permittivities solve this problem and will be discussed in this chapter.

Total capacitance is a series of the oxide and semiconductor capacitance

It depends on the gate voltage








Figure 6: C-V curve of an ideal MOS capacitor under
(a) low frequency,
(b) high frequency and
(c) deep-depletion conditions [6].

The MOS-FET II




Enhancement-mode (Normally-off) MOSFET N-channel

Vg < Vt: gate bias is less positive than the threshold voltage. Not enough electrons and no inversion channel is formed.



Enhancement-mode (Normally-off) MOSFET N-channel

Vg > Vt : gate bias is more positive than the threshold voltage. Sufficient electrons accumulate and forms the inversion channel.



Enhancement-mode (Normally-off) MOSFET N-channel Vg > Vt: gate bias is more positive than the threshold voltage. Sufficient electrons accumulate and forms the inversion channel.


In the inversion and depletion conditions the interface charge creates a channel for the transport from source to drain


MOS-FET requires additional electrodes (and a longitudinal field)

The MOS-FET III

Silicon MOSFETs - Novel Materials and Alternative Concepts

Figure 8: MOSFET operation at a gate voltage $V_g > V_t$ with increasing drain voltage V_{ds} . (a) At low drain voltages the transistor is in the linear range. Q_i and Q_d are the inversion and the depletion charges, respectively. (b) shows the pinch-off condition with the pinch-off point Y.





For the operation of the transistor a gate and a drain voltage are applied. A sufficiently large positive gate potential V_G induces a conducting inversion layer between the source and drain contacts as discussed for the MOS capacitor. When an additional drain voltage is applied, a current flows from source to drain along the dielectric/silicon interface. Figure 8 illustrates the operation of the MOSFET at various gate and drain voltages. At low drain voltages (Figure 8a) the drain current increases linearly as shown in the *I-V* curves of Figure 9. The channel acts as a resistor. O_i and O_d are the inversion and the depletion charge in Figure 8a. Since the drain-substrate n⁺-p-diode is under reverse bias, the depletion region increases below the n⁺-drain contact and extends under the gate region with increasing drain voltage (Figure 8a - c). Thus the quasi Fermi level of the drain is $qV_{\rm D}$ lower than the quasi-Fermi level in the p-type substrate so that inversion can no longer occur near the drain although the bands at the surface are bent (see Figure 5c). As a consequence the inversion charge at the drain side approaches zero. This condition is called pinch-off and the corresponding drain voltage the saturation drain voltage (Figure 8b). Since the channel resistance is increased, the drain current saturates (saturation region). The pinch-off point, determined by V_{Dsatz} moves towards the source contact with increasing drain voltage. The carriers now drift down the conducting channel and are injected into the surface depletion region at the pinch-off point near the drain (Figure 8c).

"Saturation" is achieved when no additional minority charges can be created

 $V_g > V_f$

 $Q_{c}(y)$

 $V_g > V_t$

. Vos

 $V_a > V_i$

Pinch-off

V_{ds} (small)

 $V_{\rm de} = V_{\rm deat}$

n⁺

 $V_{ds} = V_{dsat}$

Depletion region

Depletion region

Depletion region

(a)

(b)

(C)

p-Si

p-Si

m


m

m

p-Si

n⁺


A "miniaturized" (sub-micron) MOS-FET



Crystalline nature of Si is seen in HRTEM

G.Timp (Ed.), Nanotechnology (Springer, 1999)

MOS-FET with nanosized features can be produced (we will see how)



URE 6. (a) A high-resolution transmission electron micrograph of a cross-section of an N-MOSFET with a gate length of 0.13 μ m adapted from[27] and through the courtesy of Y. Kim. The channel is less than 400 atoms long. The inset shows a lattice image of the channel region of this device. (b) and (c) represent the measured subthreshold and drain characteristics found at room temperature for an N-MOS transistor like that shown in (a). From these measurement it can be inferred that the transconductance is approximately 570 μ S/ μ m, and the subthreshold slope, S = 36 mV per *e*-fold change in I_D or 84*mV*/decade, and the threshold voltage is $V_i = 0.45 V$.


presently, down to 70-80 nm

Miniaturization issues

What happens if we start decreasing dimensions?

- 1. Reducing the gate (channel) length \Rightarrow quantum conf. (we'll mention them)
- 2. Reducing the involved amount of charge \Rightarrow single electron (we'll mention them)
- 3. Reducing thickness of oxide layer \Rightarrow materials problems (we'll mention them)
- 4. Reducing the overall size \Rightarrow **nanofabrication problems** (we'll mention them)
- 5. Specific issue to be mentioned now: **homogeneity and doping**

To be kept in mind: whole set of issues must be addressed when trying to apply nanotechnology to MOS-FET



Field distribution and homogeneity

Figure 10: Simulated potential distribution of a 0.2 μ m MOSFET with $V_{\rm G} = 3$ V and $V_{\rm D} = 3$ V. Near the drain region the potential lines are strongly affected by the drain voltage. The thin solid line indicates the n+/p-junctions.

Relatively large field gradients in small regions

Need to accurately control the material at the nanometer scale Limits in miniaturization

Material modulation doping






Figure 7:

(a) MOSFET device structure with the terminals, source, gate and drain. L_{Gate} denotes the (printed) gate length, L the channel length or physical gate length and w the gate width. The transistors are isolated with SiO₂ trenches on each side. The gate contact is isolated from source and drain with SiO₂ spacers on each side of the poly-silicon gate contact. (b) Net doping profiles on a micrometer length and depth scale for a transistor with a gate length $L \cong 0.2 \,\mu\text{m}$ and a gate oxide thickness t_{ox} as calculated with a device simulator (Silvaco). The colours reflect the net dopant concentrations in the Si, ranging from $\approx 10^{17}$ B cm⁻³ in the p-Si to $\approx 10^{20}$ As cm⁻³ near the source/drain silicide contacts. The depth of the n⁺/p-junction at the extensions, indicated with x_j , is much shallower than the junction depth below the source and drain contacts (at the blue/dark red boundary).



Modulation doping for the semiconductor on a small scale

Conventional doping techniques



A few words on ion implantation

Ion Implantation

The principle method of doping today centers on high energy ion implantation. Implantation offers the advantage of being able to place any ion at any depth in the sample, independent of the thermodynamics of diffusion and problems with solid solubility and precipitation. Ion beams produce crystal damage that can reduce electrical conductivity, but most of this damage can be eliminated by annealing at 700 to 1000°C.

A beam of energetic ions 'implants' dopants into the substrate. Depth and dopant concentration are controlled by the acceleration energy and the beam current. The stopping mechanism of the ions involves nuclear collisions at low energy and electronic interactions at high energy.

The jargon associated with ion implantation includes:25

- Projected range R_p , i.e., average distance traveled by ions parallel to the beam
- Projected straggle, ΔR_p , i.e., fluctuation in the projected range

Dopant control at the atomic scale can be hardly achieved by conventional doping methods

- Lateral straggle, $\Delta R//$, i.e., fluctuation in the final rest position, perpendicular to the beam
- Peak concentration, $N_{\rm p},$ i.e., concentration of implanted ions at $R_{\rm p}$

The concentration profile, to a first order approximation, is Gaussian, i.e.,

$$N(x) = N_{p} \exp\left[-\frac{\left(x - R_{p}\right)^{2}}{2\left(\Delta R_{p}\right)^{2}}\right]$$

$$N_{p} = \frac{Q}{\sqrt{2\pi\Delta R_{p}}}$$
3.61

The range is determined by the acceleration energy, the ion mass, and the stopping power of the material. Orientation of the substrate surface away from perpendicular to the beam prevents channeling which can occur along crystal planes, ensuring reproducibility of R_p . Ion-channeling leads to an exponential tail in the concentration vs. depth profile. This tail is due to the crystal lattice and is not observed in an amorphous material. The dose is determined by the charge per ion, zq; the implanted area, A; and the charge per unit time (current) arriving at the substrate. In other words:

$$\int i dt = Q$$
 and $\frac{Q}{[zqA]} = \text{Dose (atoms/cm}^2)$ 3.62

The technique is now commonly used with penetration depths in silicon of As, P, and B typically being 0.5, 1, and 2 μ m at 1000 kEV.

Thermal annealing at temperatures above 900°C is required to remove damage to the silicon lattice and to activate the implanted impurities. For deep diffusions (>1 μ m), implantation is used to create a dose of dopants, and thermal diffusion (limited source) is used to drive in the dopant.

Ion beams can implant enough material to actually form new materials, e.g., oxides and nitrides, some of which show improved wear and strength characteristics.

Conclusions

✓ Nanotechnology is a wide area cross-related with many scientific and
 ✓ technical fields

✓ Electronics is an important driving force

Filling the gap between micro- and nanotechnology has to face:
Inherent limitations in scaling down the feature size;
Material limitations due to the small size (ultra thin films);
(Fundamental issues associated with quantum confinement)
(Fundamental problems in the fabrication process)

✓New approaches are required for fabrication

✓New architectures are required for the device operation

✓ New functions can be achieved